-
Notifications
You must be signed in to change notification settings - Fork 7k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Enable NETC support for i.MX95 EKV M7 #81113
base: main
Are you sure you want to change the base?
Enable NETC support for i.MX95 EKV M7 #81113
Conversation
The following west manifest projects have changed revision in this Pull Request:
⛔ DNM label due to: 1 project with PR revision Note: This message is automatically posted and updated by the Manifest GitHub Action. |
de83b79
to
bef32a2
Compare
Updated to v2. Changes,
Thanks. |
Please help address the CI failures. |
70104e8
01e08db
to
70104e8
Compare
Sory, I have an update on the PR. Updated to v3. Changes,
Already ported #84017 here for CI. |
70104e8
to
d5cd473
Compare
Updated to v4. Changes include,
Dependency (ported here for CI): Thank you very much. |
Updated hal_nxp to support i.MX95 NETC. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Custom irq control for multi-level interrupts should be allowed. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Multi-level interrupts should be handled in irq init. Only level1 interrupts going directly to interrupt controller need to be initialized. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Added ARM Cortex-M support for intc_nxp_irqsteer driver. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Current system INTID calcualtion only worked for SoCs whose extended interrupts started from IRQ 0. Otherwise, FSL_FEATURE_IRQSTEER_IRQ_START_INDEX should be added for system INTID. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Added support to get irq from dts node, because some platforms may use multi-level interrupts, and the system INTID may not be connected directly to interrupt controller. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Added power domain node and i.MX95 power domain header file. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Added NETC device tree node, and IRQSTEER node. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Enabled multi-level interrupts for m7 since IRQSTEER is used. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
i.MX95 M7 is using multi-level interrupts with custom interrupt handling. So, arm_custom_interrupt and arm_irq_vector_table tests should exclude it. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Added support for soc init for NETC. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Added board init for NETC. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Enabled NETC PSI0 for M7. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Updated imx95_evk doc and yml for NETC support on M7. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
d5cd473
to
10bee1d
Compare
Updated to v5. Changes include,
Dependency: Thank you very much. |
This PR is to enable NETC support for i.MX95 EKV M7.
There are dependencies of this PR.
Current PR already cherry-pick scmi changes and updated west.yml to address the dependency for CI.
And will drop them once they are merged.
Thanks.