arm64: implement AES-CTR in assembly

Signed-off-by: Eric Lagergren <eric@ericlagergren.com>
ericlagergren · Apr 18, 2022 · 0a3d662 · 0a3d662
1 parent d0bf8db
commit 0a3d662
Show file tree

Hide file tree

Showing 9 changed files with 709 additions and 30 deletions.
diff --git a/README.md b/README.md
@@ -16,19 +16,7 @@ go get github.com/ericlagergren/siv@latest
 
 ## Performance
 
-The performance of HCTR2 is determined by two things: AES-CTR and
-POLYVAL. This module provides ARMv8 and x86-64 assembly AES-CTR
-implementations and uses a hardware-accelerated POLYVAL
-implementation (see [github.com/ericlagergren/polyval](https://pkg.go.dev/github.com/ericlagergren/polyval)).
-
-The ARMv8 assembly implementation of AES-CTR-256 with
-hardware-accelerated POLYVAL runs at about X cycle per byte.
-
-The x86-64 assembly implementation of AES-CTR-256 with
-hardware-accelerated POLYVAL runs at about X cycles per byte.
-
-The `crypto/aes` implementation of AES-CTR-256 with
-hardware-accelerated POLYVAL runs at about X cycles per byte.
+TBD
 
 ## Security
 

diff --git a/asm_amd64.s → aes_amd64.s b/asm_amd64.s → aes_amd64.s
diff --git a/asm_arm64.s → aes_arm64.s b/asm_arm64.s → aes_arm64.s