Skip to content

cdca001/work_projects

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

15 Commits
 
 
 
 
 
 

Repository files navigation

Project Portfolio

Below are the projects I worked on for the past 6 years. I was the technical project manager for the majority of these projects where I was involved from the start upto tapeout. My day-to-day typically involves meeting various stakeholders e.g. clients, company ceo, physical design team, digital design team, and library characterization team and helping them remove road blocks and solve technical problems. In some of these, I was involved as technical resource mainly in charge of parasitic extraction, simulations and design review.

On-going Projects

  1. 2Gb chip
  2. Integration of LavisPlus and RSCALC to existing physical design flow
  3. Physical Design training for freshers
  4. Formal verification of low power design

PMI Project Experience

Provide a high-level description that summarizes your experience and includes the project objective, outcome, your role on the project, and your responsibilities and deliverables. A typical response is between 200 to 500 words. Focus on the work you have done in leading, managing and directing projects. Highlight the skills you learned in different domains and activities in project management. Good experience Developed project charter, developed WBS, used critical path method, held daily stand ups, created standards for communications, analyzed stakeholders, guided the team through changes

Audit

You may need to provide documents, timesheets etc to PMI. Prepare the emails showing real project start and project closure.

Outline

  1. Project goal, deliverables, outcomes
  2. Project schedule (mention numbers)
  3. Project budget and resources (mention numbers)
  4. Challenges
  5. Lessons learned
  6. PM deliverables/collaterals
  7. Include major activities in initiation stage, planning stage, execution stage, monitoring and controlling stage, and closing stage.
  8. Add link to signature of Sir Bong proving the statements.
  9. Create github page of project docs (timeline, stakeholders, charter, scope document, quality checklists, costs, etc)

Example

Design of training material for customers on telecommunications principles Objective: to research, design and present training material in the form of presentations aimed at educating new resellers on fundamental telecoms principles and standards. Role: I managed the whole project Initiation Phase: Developed the charter and identified key stakeholders Planning Phase: Planned the scope of the project while considering time and cost and quality Execution Phase: Coordinated the execution of the research and development of the material by graphic designers. Managing/Control Phase: Monitored the schedule and quality Closing Phase: Documented the project closure Outcomes: Materials presented at conference

MTC 1.8V 28nm - 2018 to 2019

Schedule: Nov 2018 - May 2019 (Initially 5 months, then changed to 7 months) People: 10 + PL Budget: 110k USD Actual: 154k USD Challenges: First project lead experience for Xinyx, Standard cell layout AVUMC_STDCELL_v18, Full chip PNR, Layout all blocks from scratch, Versioning system, No project management mentor Collaterals: 35 presentations, 12 technical documents, 1 project worksheet, 1 project directory, bi-weekly meeting notes, 400+ emails (includes daily email updates) Objective: Create physical implementation of test chip in 28nm Role: I managed and led the whole project from start to finish. IN: developed project charter and identified key stakeholders PL: planned the scope of project, budget, resources, developed wbs EX: coordinated the project tasks MC: monitored the schedule, controlled the scope changes CL: documented the project, turned over the deliverables to client

MTC 1.8V, DTC 1.8V 22nm - 2019

Schedule: Sept 2019 - Dec 2019 (4 months) Project Goal: Transition of design from 28nm to 22nm with major modifications People: 16 + PL Budget: 125k USD Actual: 136k USD (overtime work) Challenges: Setting up new PDK and libraries (from 28nm to 22nm), transitioning designs from 28nm to 22nm, license limitations, changing designs Collaterals: 21 presentations, 6 technical documents, 1 project worksheet, 2 project directories, 300+ emails (includes daily email updates), bi-weekly meeting notes

MTC 3V, DTC 3V - 2020

Schedule: Jan 2020 - June 2020 (6 months) The primary goal of the project was to create the physical implementation of two memory chips designed by our client. This was the first time that our company was asked to deliver two chips within a schedule of one. To meet the project delive0rables and schedule, I added more people to the team which increased the budget for human resources and workstations. Since the two designs are completely independent of each other (i.e. no common components or dependent deliverables), I was able to manage the teams separately. I held daily stand ups for each team separately then we have all-hands meeting every other Friday afternoon so that the two teams can have a venue to share knowledge and methodologies. To track project progress, I created separate Gantt charts and task trackers for each team. I updated the charts and trackers daily and every after team meetings. This ensured that teams gets the most updated information about the project which was crucial to keep everyone aligned. Whenever I saw an opportunity to create slack in schedule, I made sure that we grab it. This was important because based from our experience, the client tends to do design changes towards the project deadline which leads to people working extended hours. By creating schedule slack, we ensured that towards the end of the project, we had the bandwidth to accommodate changes without negative impact on schedule. In the end, the team was able to meet the deadlines. We were able to provide the client with two memory chips within the schedule

64Mb, 16Mb - 2022

Schedule: Jan 2022 - Dec 2022 (12 months)

Rad Hardened Standard Cells Development - 2021

Schedule: Sept 2021 - Dec 2021 (4 months)

Controller for ADPLL - 2021

Schedule: July 2021 - Nov 2021 (5 months)

1Gb - 2020 to 2021

Schedule: Dec 2020 to Aug 2021 (9 months)

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published