-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathcppi_cpaal5.c
1670 lines (1403 loc) · 55.6 KB
/
cppi_cpaal5.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*************************************************************************
* TNETDxxxx Software Support
* Copyright (c) 2002,2003 Texas Instruments Incorporated. All Rights Reserved.
*
* FILE: cppi.c
*
* DESCRIPTION:
* This file contains shared code for all CPPI modules.
*
* HISTORY:
* 7Aug02 Greg RC1.00 Original Version created.
* 27Sep02 Mick RC1.01 Merged for use by CPMAC/CPSAR
* 16Oct02 Mick RC1.02 Performance Tweaks (see cppihist.txt)
* 12Nov02 Mick RC1.02 Updated to use cpmac_reg.h
* 09Jan03 Mick RC3.01 Removed modification to RxBuffer ptr
* 28Mar03 Mick 1.03 RxReturn now returns error if Malloc Fails
* 10Apr03 Mick 1.03.02 Added Needs Buffer Support
* 11Jun03 Mick 1.06.02 halSend() errors corrected
* 18Sept07 CPH 2.00 CQ11466: Added EFM support
*
* @author Greg Guyotte
* @version 1.00
* @date 7-Aug-2002
*****************************************************************************/
/* each CPPI module must modify this file, the rest of the
code in cppi.c should be totally shared *//* Each CPPI module MUST properly define all constants shown below */
/* CPPI registers */
/* the following defines are not CPPI specific, but still used by cppi.c */
static void FreeRx(HAL_DEVICE *HalDev, int Ch)
{
HAL_RCB *rcb_ptr; /*+GSG 030303*/
int rcbSize = (sizeof(HAL_RCB)+0xf)&~0xf; /*+GSG 030303*/
int Num = HalDev->ChData[Ch].RxNumBuffers, i; /*+GSG 030303*/
/* Free Rx data buffers attached to descriptors, if necessary */
if (HalDev->RcbStart[Ch] != 0) /*+GSG 030303*/
{ /*+GSG 030303*/
for(i=0;i<Num;i++) /*+GSG 030303*/
{ /*+GSG 030303*/
rcb_ptr = (HAL_RCB *)(HalDev->RcbStart[Ch] + (i*rcbSize)); /*+GSG 030303*/
/* free the data buffer */
if (rcb_ptr->DatPtr != 0)
{
HalDev->OsFunc->FreeRxBuffer((void *)rcb_ptr->OsInfo, (void *)rcb_ptr->DatPtr);
rcb_ptr->OsInfo=0; /*MJH+030522*/
rcb_ptr->DatPtr=0; /*MJH+030522*/
}
} /*+GSG 030303*/
} /*+GSG 030303*/
/* free up all desciptors at once */
HalDev->OsFunc->FreeDmaXfer(HalDev->RcbStart[Ch]);
/* mark buffers as freed */
HalDev->RcbStart[Ch] = 0;
}
static void FreeTx(HAL_DEVICE *HalDev, int Ch, int Queue)
{
/*+GSG 030303*/
/* free all descriptors at once */
HalDev->OsFunc->FreeDmaXfer(HalDev->TcbStart[Ch][Queue]);
HalDev->TcbStart[Ch][Queue] = 0;
}
/* return of 0 means that this code executed, -1 means the interrupt was not
a teardown interrupt */
static int RxTeardownInt(HAL_DEVICE *HalDev, int Ch)
{
bit32u base = HalDev->dev_base;
int i;
volatile bit32u *pTmp;
/* check to see if the interrupt is a teardown interrupt */
#ifdef AR7_EFM
// EFM doesn't generate Rx Teardown interrupt, so we are calling
// RxTeardownInt explicitly,
if (HalDev->EFM_mode ||
((*(pRX_CPPI_COMP_PTR( base )+( Ch *64))) & TEARDOWN_VAL) == TEARDOWN_VAL)
#else
if (((*(pRX_CPPI_COMP_PTR( base )+( Ch *64))) & TEARDOWN_VAL) == TEARDOWN_VAL)
#endif
{
/* finish channel teardown */
/* Free channel resources on a FULL teardown */
if (HalDev->RxTeardownPending[Ch] & FULL_TEARDOWN)
{
FreeRx(HalDev, Ch);
}
/* bug fix - clear Rx channel pointers on teardown */
HalDev->RcbPool[Ch] = 0;
HalDev->RxActQueueHead[Ch] = 0;
HalDev->RxActQueueCount[Ch] = 0;
HalDev->RxActive[Ch] = FALSE;
/* write completion pointer */
(*(pRX_CPPI_COMP_PTR( base )+( Ch *64))) = TEARDOWN_VAL;
/* use direction bit as a teardown pending bit! May be able to
use only one teardown pending integer in HalDev */
HalDev->RxTeardownPending[Ch] &= ~RX_TEARDOWN;
HalDev->ChIsOpen[Ch][DIRECTION_RX] = 0;
/* call OS Teardown Complete (if TX is also done) */
if ((HalDev->TxTeardownPending[Ch] & TX_TEARDOWN) == 0)
{
/* mark channel as closed */
HalDev->ChIsOpen[Ch][DIRECTION_TX] = 0;
/* disable channel interrupt */
SAR_TX_MASK_CLR(HalDev->dev_base) = (1<<Ch);
SAR_TX_MASK_CLR(HalDev->dev_base) = (1<<(Ch+16)); /* +GSG 030307 */
SAR_RX_MASK_CLR(HalDev->dev_base) = (1<<Ch);
/* Clear PDSP Channel State RAM */
pTmp = (pPDSP_BLOCK_0(HalDev->dev_base)+(Ch*64));
for (i=0; i<NUM_PDSP_AAL5_STATE_WORDS; i++)
*pTmp++ = 0;
if ((HalDev->RxTeardownPending[Ch] & BLOCKING_TEARDOWN) == 0)
{
HalDev->OsFunc->TeardownComplete(HalDev->OsDev, Ch, DIRECTION_TX|DIRECTION_RX);
}
/* clear all teardown pending information for this channel */
HalDev->RxTeardownPending[Ch] = 0;
HalDev->TxTeardownPending[Ch] = 0;
}
return (EC_NO_ERRORS);
}
return (-1);
}
/* return of 0 means that this code executed, -1 means the interrupt was not
a teardown interrupt. Note: this code is always called with Queue == 0 (hi priority). */
static int TxTeardownInt(HAL_DEVICE *HalDev, int Ch, int Queue)
{
bit32u base = HalDev->dev_base;
HAL_TCB *Last, *Curr, *First; /*+GSG 030303*/
int i;
volatile bit32u *pTmp;
if (((*(pTXH_CPPI_COMP_PTR( base )+( Ch *64)+( Queue ))) & TEARDOWN_VAL) == TEARDOWN_VAL)
{
/* perform all actions for both queues (+GSG 040212) */
for (i=0; i<HalDev->ChData[Ch].TxNumQueues; i++)
{
/* return outstanding buffers to OS +RC3.02*/
Curr = HalDev->TxActQueueHead[Ch][i]; /*+GSG 030303*/
First = Curr; /*+GSG 030303*/
while (Curr) /*+GSG 030303*/
{ /*+GSG 030303*/
/* Pop TCB(s) for packet from the stack */ /*+GSG 030303*/
Last = Curr->Eop; /*+GSG 030303*/
HalDev->TxActQueueHead[Ch][i] = Last->Next; /*+GSG 030303*/
/*+GSG 030303*/
/* return to OS */ /*+GSG 030303*/
HalDev->OsFunc->SendComplete(Curr->OsInfo); /*+GSG 030303*/
/*+GSG 030303*/
/* Push Tcb(s) back onto the stack */ /*+GSG 030303*/
Curr = Last->Next; /*+GSG 030303*/
Last->Next = HalDev->TcbPool[Ch][i]; /*+GSG 030303*/
HalDev->TcbPool[Ch][i] = First; /*+GSG 030303*/
/*+GSG 030303*/
/* set the first(SOP) pointer for the next packet */ /*+GSG 030303*/
First = Curr; /*+GSG 030303*/
} /*+GSG 030303*/
}
/* finish channel teardown */
if (HalDev->TxTeardownPending[Ch] & FULL_TEARDOWN)
{
FreeTx(HalDev, Ch, 0);
if (HalDev->ChData[Ch].TxNumQueues == 2)
FreeTx(HalDev, Ch, 1);
} /* if FULL teardown */
/* perform all actions for both queues (+GSG 040212) */
for (i=0; i<HalDev->ChData[Ch].TxNumQueues; i++)
{
/* bug fix - clear Tx channel pointers on teardown */
HalDev->TcbPool[Ch][i] = 0;
HalDev->TxActQueueHead[Ch][i] = 0;
HalDev->TxActQueueCount[Ch][i] = 0;
HalDev->TxActive[Ch][i] = FALSE;
}
/* write completion pointer, only needed for the high priority queue */
(*(pTXH_CPPI_COMP_PTR( base )+( Ch *64)+( Queue ))) = TEARDOWN_VAL;
/* no longer pending teardown */
HalDev->TxTeardownPending[Ch] &= ~TX_TEARDOWN;
HalDev->ChIsOpen[Ch][DIRECTION_TX] = 0;
/* call OS Teardown Complete (if Rx is also done) */
if ((HalDev->RxTeardownPending[Ch] & RX_TEARDOWN) == 0)
{
/* mark channel as closed */
HalDev->ChIsOpen[Ch][DIRECTION_RX] = 0;
/* disable channel interrupt */
SAR_TX_MASK_CLR(HalDev->dev_base) = (1<<Ch);
SAR_TX_MASK_CLR(HalDev->dev_base) = (1<<(Ch+16)); /* +GSG 030307 */
SAR_RX_MASK_CLR(HalDev->dev_base) = (1<<Ch);
/* Clear PDSP Channel State RAM */
pTmp = (pPDSP_BLOCK_0(HalDev->dev_base)+(Ch*64));
for (i=0; i<NUM_PDSP_AAL5_STATE_WORDS; i++)
*pTmp++ = 0;
if ((HalDev->TxTeardownPending[Ch] & BLOCKING_TEARDOWN) == 0)
{
HalDev->OsFunc->TeardownComplete(HalDev->OsDev, Ch, DIRECTION_TX|DIRECTION_RX);
}
/* clear all teardown pending information for this channel */
HalDev->RxTeardownPending[Ch] = 0;
HalDev->TxTeardownPending[Ch] = 0;
}
return (EC_NO_ERRORS);
}
return (-1);
}
/* +GSG 030421 */
static void AddToRxQueue(HAL_DEVICE *HalDev, HAL_RCB *FirstRcb, HAL_RCB *LastRcb, int FragCount, int Ch)
{
if (HalDev->RxActQueueHead[Ch]==0)
{
HalDev->RxActQueueHead[Ch]=FirstRcb;
HalDev->RxActQueueTail[Ch]=LastRcb;
if (!HalDev->RxActive[Ch])
{
/* write Rx Queue Head Descriptor Pointer */
((*(pRX_DMA_STATE_WORD_1( HalDev->dev_base )+( Ch *64))) ) = VirtToPhys(FirstRcb) - HalDev->offset;
HalDev->RxActive[Ch]=TRUE;
}
}
else
{
register HAL_RCB *OldTailRcb;
register bit32u rmode;
HalDev->OsFunc->CriticalOn();
OldTailRcb=HalDev->RxActQueueTail[Ch];
OldTailRcb->Next=(void *)FirstRcb;
OldTailRcb=VirtToVirtNoCache(OldTailRcb);
OldTailRcb->HNext=VirtToPhys(FirstRcb) - HalDev->offset;
HalDev->RxActQueueTail[Ch]=LastRcb;
rmode=OldTailRcb->mode;
if (rmode&CB_EOQ_BIT)
{
rmode&=~CB_EOQ_BIT;
((*(pRX_DMA_STATE_WORD_1( HalDev->dev_base )+( Ch *64))) ) = VirtToPhys(FirstRcb) - HalDev->offset;
OldTailRcb->mode=rmode;
}
HalDev->OsFunc->CriticalOff();
}
}
/**
* @ingroup CPHAL_Functions
* This function is called to indicate to the CPHAL that the upper layer
* software has finished processing the receive data (given to it by
* osReceive()). The CPHAL will then return the appropriate receive buffers
* and buffer descriptors to the available pool.
*
* @param HalReceiveInfo Start of receive buffer descriptor chain returned to
* CPHAL.
* @param StripFlag Flag indicating whether the upper layer software has
* retained ownership of the receive data buffers.
*<BR>
* 'FALSE' means that the CPHAL can reuse the receive data buffers.
*<BR>
* 'TRUE' : indicates the data buffers were retained by the OS
*<BR>
* NOTE: If StripFlag is TRUE, it is the responsibility of the upper layer software to free the buffers when they are no longer needed.
*
* @return EC_NO_ERRORS (ok). <BR>
* Possible Error Codes:<BR>
* @ref EC_VAL_INVALID_STATE "EC_VAL_INVALID_STATE"<BR>
* @ref EC_VAL_RCB_NEEDS_BUFFER "EC_VAL_RCB_NEEDS_BUFFER"<BR>
* @ref EC_VAL_RCB_DROPPED "EC_VAL_RCB_DROPPED"<BR>
*/
static int halRxReturn(HAL_RECEIVEINFO *HalReceiveInfo,
int StripFlag)
{
int Ch = HalReceiveInfo->Ch, i;
HAL_RCB *LastRcb, *TempRcb;
char *pBuf;
HAL_RCB *CurrHeadRcb = HalReceiveInfo, *LastGoodRcb=0; /* +GSG 030421 */
HAL_DEVICE *HalDev = HalReceiveInfo->HalDev;
int RcbSize = HalDev->ChData[Ch].RxBufSize;
int FragCount = HalReceiveInfo->FragCount;
int rc=0; /*MJH+030417*/
int GoodCount=0; /*GSG+030421*/
if (HalDev->State != enOpened)
return(EC_AAL5 |EC_FUNC_RXRETURN|EC_VAL_INVALID_STATE);
LastRcb=(HAL_RCB *)HalReceiveInfo->Eop;
LastRcb->HNext=0;
LastRcb->Next=0;
if (FragCount>1)
{
LastRcb->Off_BLen=RcbSize;
LastRcb->mode=CB_OWNERSHIP_BIT;
}
HalReceiveInfo->Off_BLen=RcbSize;
HalReceiveInfo->mode=CB_OWNERSHIP_BIT;
/* If OS has kept the buffers for this packet, attempt to alloc new buffers */
if (StripFlag)
{
TempRcb = HalReceiveInfo;
for (i=0; i<FragCount; i++)
{
if (TempRcb == 0)
{
dbgPrintf("Rx Return error while allocating new buffers\n");
dbgPrintf("Rcb = %08x, Rcb->Eop = %08x, FragCount = %d:%d\n",
(bit32u)HalReceiveInfo, (bit32u)HalReceiveInfo->Eop, FragCount,i);
osfuncSioFlush();
return(EC_CPPI|EC_FUNC_RXRETURN|EC_VAL_CORRUPT_RCB_CHAIN);
}
/* size = ((RcbSize+15) & ~15) + 15;*/ /*-3.01b*/
/*size = RcbSize + 15;*/ /* -GSG 030421 */
pBuf= (char *) HalDev->OsFunc->MallocRxBuffer(RcbSize,0,
0xF,HalDev->ChData[Ch].OsSetup,
(void *)TempRcb,
(void *)&TempRcb->OsInfo,
(void *) HalDev->OsDev);
if (!pBuf)
{
/* malloc failed, add this RCB to Needs Buffer List */
TempRcb->FragCount = 1; /*MJH+030417*/
(HAL_RCB *)TempRcb->Eop = TempRcb; /* GSG +030430 */
if(HalDev->NeedsCount < MAX_NEEDS) /* +MJH 030410 */
{ /* +MJH 030410 */
HalDev->Needs[HalDev->NeedsCount] = (HAL_RECEIVEINFO *) TempRcb; /* +MJH 030410 */
HalDev->NeedsCount++; /* +MJH 030410 */
rc = (EC_CPPI|EC_FUNC_RXRETURN|EC_VAL_RCB_NEEDS_BUFFER); /* ~MJH 030417 */
} /* +MJH 030410 */
else /* +MJH 030410 */
rc = (EC_CPPI|EC_FUNC_RXRETURN|EC_VAL_RCB_DROPPED); /* ~MJH 030417 */
/* requeue any previous RCB's that were ready to go before this one */
if (GoodCount > 0) /* +GSG 030421 */
{ /* +GSG 030421 */
LastGoodRcb->HNext=0; /* +GSG 030430 */
LastGoodRcb->Next=0; /* +GSG 030430 */
osfuncDataCacheHitWriteback((void *)LastGoodRcb, 16); /* +GSG 030430 */
AddToRxQueue(HalDev, CurrHeadRcb, LastGoodRcb, GoodCount, Ch); /* +GSG 030421 */
GoodCount = 0; /* +GSG 030421 */
} /* +GSG 030421 */
CurrHeadRcb = TempRcb->Next; /* +GSG 030421 */
}
else /* +GSG 030421 */
{ /* +GSG 030421 */
/* malloc succeeded, requeue the RCB to the hardware */
TempRcb->BufPtr=VirtToPhys(pBuf) - HalDev->offset;
TempRcb->DatPtr=pBuf;
/* Emerald fix 10/29 */
osfuncDataCacheHitWriteback((void *)TempRcb, 16);
/* i store the last good RCB in case the malloc fails for the
next fragment. This ensures that I can go ahead and return
a partial chain of RCB's to the hardware */
LastGoodRcb = TempRcb; /* +GSG 030421 */
GoodCount++; /* +GSG 030421 */
} /* +GSG 030421 */
TempRcb = TempRcb->Next;
} /* end of Frag loop */
/* if there any good RCB's to requeue, do so here */
if (GoodCount > 0) /* +GSG 030421 */
{
AddToRxQueue(HalDev, CurrHeadRcb, LastGoodRcb, GoodCount, Ch); /* +GSG 030421 */
}
return(rc); /* ~GSG 030421 */
}
else
{
/* Not Stripping */
/* Emerald */
/* Write Back SOP and last RCB */
osfuncDataCacheHitWriteback((void *)HalReceiveInfo, 16);
if (FragCount > 1)
{
osfuncDataCacheHitWriteback((void *)LastRcb, 16);
}
/* if not stripping buffers, always add to queue */
AddToRxQueue(HalDev, HalReceiveInfo, LastRcb, FragCount, Ch); /*MJH~030520*/
}
return(EC_NO_ERRORS);
}
/* +MJH 030410
Trys to liberate an RCB until liberation fails.
Note: If liberation fails then RxReturn will re-add the RCB to the
Needs list.
*/
static void NeedsCheck(HAL_DEVICE *HalDev)
{
HAL_RECEIVEINFO* HalRcb;
int rc;
HalDev->OsFunc->CriticalOn();
while(HalDev->NeedsCount)
{
HalDev->NeedsCount--;
HalRcb = HalDev->Needs[HalDev->NeedsCount];
rc = halRxReturn(HalRcb, 1);
/* short circuit if RxReturn starts to fail */
if (rc != 0)
break;
}
HalDev->OsFunc->CriticalOff();
}
/*
* This function allocates transmit buffer descriptors (internal CPHAL function).
* It creates a high priority transmit queue by default for a single Tx
* channel. If QoS is enabled for the given CPHAL device, this function
* will also allocate a low priority transmit queue.
*
* @param HalDev CPHAL module instance. (set by cphalInitModule())
* @param Ch Channel number.
*
* @return 0 OK, Non-Zero Not OK
*/
static int InitTcb(HAL_DEVICE *HalDev, int Ch)
{
int i, Num = HalDev->ChData[Ch].TxNumBuffers;
HAL_TCB *pTcb=0;
char *AllTcb;
int tcbSize, Queue;
int SizeMalloc;
tcbSize = (sizeof(HAL_TCB)+0xf)&~0xf;
SizeMalloc = (tcbSize*Num)+0xf;
for (Queue=0; Queue < HalDev->ChData[Ch].TxNumQueues; Queue++)
{
if (HalDev->TcbStart[Ch][Queue] == 0)
{
/* malloc all TCBs at once */
AllTcb = (char *)HalDev->OsFunc->MallocDmaXfer(SizeMalloc,0,0xffffffff);
if (!AllTcb)
{
return(EC_CPPI|EC_FUNC_HAL_INIT|EC_VAL_TCB_MALLOC_FAILED);
}
HalDev->OsFunc->Memset(AllTcb, 0, SizeMalloc);
/* keep this address for freeing later */
HalDev->TcbStart[Ch][Queue] = AllTcb;
}
else
{
/* if the memory has already been allocated, simply reuse it! */
AllTcb = HalDev->TcbStart[Ch][Queue];
}
/* align to cache line */
AllTcb = (char *)(((bit32u)AllTcb + 0xf) &~ 0xf); /*PITS #143 MJH~030522*/
/* default High priority transmit queue */
HalDev->TcbPool[Ch][Queue]=0;
for(i=0;i<Num;i++)
{
/*pTcb=(HAL_TCB *) OsFunc->MallocDmaXfer(sizeof(HAL_TCB),0,0xffffffff); */
pTcb= (HAL_TCB *)(AllTcb + (i*tcbSize));
pTcb->mode=0;
pTcb->BufPtr=0;
pTcb->Next=HalDev->TcbPool[Ch][Queue];
pTcb->Off_BLen=0;
HalDev->TcbPool[Ch][Queue]=pTcb;
}
/*HalDev->TcbEnd = pTcb;*/
}
return(EC_NO_ERRORS);
}
/*
* This function allocates receive buffer descriptors (internal CPHAL function).
* After allocation, the function 'queues' (gives to the hardware) the newly
* created receive buffers to enable packet reception.
*
* @param HalDev CPHAL module instance. (set by cphalInitModule())
* @param Ch Channel number.
*
* @return 0 OK, Non-Zero Not OK
*/
static int InitRcb(HAL_DEVICE *HalDev, int Ch)
{
int i, Num = HalDev->ChData[Ch].RxNumBuffers;
int Size = HalDev->ChData[Ch].RxBufSize;
HAL_RCB *pRcb;
char *pBuf;
char *AllRcb;
int rcbSize;
int DoMalloc = 0;
int SizeMalloc;
int MallocSize;
rcbSize = (sizeof(HAL_RCB)+0xf)&~0xf;
SizeMalloc = (rcbSize*Num)+0xf;
if (HalDev->RcbStart[Ch] == 0)
{
DoMalloc = 1;
/* malloc all RCBs at once */
AllRcb= (char *)HalDev->OsFunc->MallocDmaXfer(SizeMalloc,0,0xffffffff);
if (!AllRcb)
{
return(EC_CPPI|EC_FUNC_HAL_INIT|EC_VAL_RCB_MALLOC_FAILED);
}
HalDev->OsFunc->Memset(AllRcb, 0, SizeMalloc);
/* keep this address for freeing later */
HalDev->RcbStart[Ch] = AllRcb;
}
else
{
/* if the memory has already been allocated, simply reuse it! */
AllRcb = HalDev->RcbStart[Ch];
}
/* align to cache line */
AllRcb = (char *)(((bit32u)AllRcb + 0xf)&~0xf); /*PITS #143 MJH~030522*/
HalDev->RcbPool[Ch]=0;
for(i=0;i<Num;i++)
{
pRcb = (HAL_RCB *)(AllRcb + (i*rcbSize));
if (DoMalloc == 1)
{
MallocSize = Size; /*~3.01 */
pBuf= (char *) HalDev->OsFunc->MallocRxBuffer(MallocSize,0,0xF,HalDev->ChData[Ch].OsSetup, (void *)pRcb, (void *)&pRcb->OsInfo, (void *) HalDev->OsDev);
if(!pBuf)
{
return(EC_CPPI|EC_FUNC_HAL_INIT|EC_VAL_RX_BUFFER_MALLOC_FAILED);
}
/* -RC3.01 pBuf = (char *)(((bit32u)pBuf+0xF) & ~0xF); */
pRcb->BufPtr=VirtToPhys(pBuf) - HalDev->offset;
pRcb->DatPtr=pBuf;
/*pRcb->BufSize=Size;*/
}
pRcb->mode=0;
pRcb->Ch=Ch;
pRcb->Next=(void *)HalDev->RcbPool[Ch];
pRcb->Off_BLen=0;
pRcb->HalDev = HalDev;
HalDev->RcbPool[Ch]=pRcb;
}
/* Give all of the Rx buffers to hardware */
while(HalDev->RcbPool[Ch])
{
pRcb=HalDev->RcbPool[Ch];
HalDev->RcbPool[Ch]=pRcb->Next;
pRcb->Eop=(void*)pRcb;
pRcb->FragCount=1;
halRxReturn((HAL_RECEIVEINFO *)pRcb, 0);
}
return(EC_NO_ERRORS);
}
/**
* @ingroup CPHAL_Functions
* This function transmits the data in FragList using available transmit
* buffer descriptors. More information on the use of the Mode parameter
* is available in the module-specific appendices. Note: The OS should
* not call Send() for a channel that has been requested to be torndown.
*
* @param HalDev CPHAL module instance. (set by cphalInitModule())
* @param FragList Fragment List structure.
* @param FragCount Number of fragments in FragList.
* @param PacketSize Number of bytes to transmit.
* @param OsSendInfo OS Send Information structure. <BR>
* @param Mode 32-bit value with the following bit fields: <BR>
* 31-16: Mode (used for module specific data). <BR>
* 15-08: Queue (transmit queue to send on). <BR>
* 07-00: Channel (channel number to send on).
*
* @return EC_NO_ERRORS (ok). <BR>
* Possible Error Codes:<BR>
* @ref EC_VAL_INVALID_STATE "EC_VAL_INVALID_STATE"<BR>
* @ref EC_VAL_NOT_LINKED "EC_VAL_NOT_LINKED"<BR>
* @ref EC_VAL_INVALID_CH "EC_VAL_INVALID_CH"<BR>
* @ref EC_VAL_OUT_OF_TCBS "EC_VAL_OUT_OF_TCBS"<BR>
* @ref EC_VAL_NO_TCBS "EC_VAL_NO_TCBS"<BR>
*/
static int halSend(HAL_DEVICE *HalDev,FRAGLIST *FragList,
int FragCount,int PacketSize, OS_SENDINFO *OsSendInfo,
bit32u Mode)
{
HAL_TCB *tcb_ptr, *head;
int i;
bit32u base = HalDev->dev_base;
int rc = EC_NO_ERRORS;
int Ch = Mode & 0xFF;
int Queue = (Mode>>8)&0xFF;
int WaitFlag = (Mode>>30)&1; /* This is for AAL5 testing only */ /* ~GSG 030508 */
int Offset = (FragList[0].len >> 16);
int PktType = (Mode>>16)&3; /* 0=AAL5, 1=Null AAL, 2=OAM, 3=Transparent */ /* +GSG 030508 */
int AtmHeaderInData = (Mode>>31)&1; /* +GSG 030508 */
int FragIndex = 0;
#ifdef EFM_DEBUG
if (g_efm_proc_ctl & 1)
{
printk("cppi_cpaal5:halSend, state=%d, Mode=%d, Ch=%d, Queue=%d, PktType=%d\n",
HalDev->State, Mode, Ch, Queue, PktType );
}
#endif
if (HalDev->State != enOpened)
return(EC_CPPI|EC_FUNC_SEND|EC_VAL_INVALID_STATE);
if (HalDev->ChIsOpen[Ch][DIRECTION_TX] == 0) /*MJH~030611*/ /*PITS 148*/
return(EC_AAL5 |EC_FUNC_SEND|EC_VAL_INVALID_CH); /*+GSG 030303*/
HalDev->OsFunc->CriticalOn();
Mode = 0;
tcb_ptr = head = HalDev->TcbPool[Ch][Queue];
if (tcb_ptr)
{
#ifdef AR7_EFM
if (HalDev->EFM_mode)
{
tcb_ptr->Word5 = ((HalDev->ChData[Ch].PktType &0x3)<<16);
}
else
{
#endif
/* these two TCB words are only valid on SOP */
if (AtmHeaderInData == 1)
{
tcb_ptr->AtmHeader = 0; /* bug fix for transparent mode PTI problem */
/* Expect AtmHeader in the data */
tcb_ptr->AtmHeader |= *((bit8u *)FragList[FragIndex].data++) << 24;
tcb_ptr->AtmHeader |= *((bit8u *)FragList[FragIndex].data++) << 16;
tcb_ptr->AtmHeader |= *((bit8u *)FragList[FragIndex].data++) << 8;
tcb_ptr->AtmHeader |= *((bit8u *)FragList[FragIndex].data++);
/* decrement data buffer length accordingly */
FragList[FragIndex].len -= ATM_HEADER_SIZE;
/* if the first fragment was ATM Header only, go to next fragment for loop */
if (FragList[FragIndex].len == 0)
FragIndex++;
/* No CPCS_UU/CPI if not AAL5 */
tcb_ptr->Word5 = ((PktType & 0x3)<<16);
}
else
{
/* calculate AtmHeader from fields */
tcb_ptr->AtmHeader = atmheader(HalDev->ChData[Ch].Gfc, /* ~GSG 030306 */
HalDev->ChData[Ch].Vpi, HalDev->ChData[Ch].Vci,
HalDev->ChData[Ch].Pti, HalDev->ChData[Ch].Clp);
tcb_ptr->Word5 = HalDev->ChData[Ch].CpcsUU | ((HalDev->ChData[Ch].PktType &0x3)<<16);
}
#ifdef AR7_EFM
}
#endif
for (i=FragIndex; i<FragCount; i++)
{
/* Setup Tx mode and size */
tcb_ptr->HNext = VirtToPhys((bit32 *)tcb_ptr->Next) - HalDev->offset;
tcb_ptr->Off_BLen = FragList[i].len;
/* Modified by Sabrina
printk(" Hnext=%08x, Off_Blen=%d\n", tcb_ptr->HNext, tcb_ptr->Off_BLen);
*/
#ifdef EFM_DEBUG
if (g_efm_proc_ctl & 1)
{
printk(" Hnext=%08x, Off_Blen=%d\n", tcb_ptr->HNext, tcb_ptr->Off_BLen);
}
#endif
if (i==0)
tcb_ptr->Off_BLen |= (Offset << 16);
tcb_ptr->mode = 0; /* MUST clear this for each frag !!! */
tcb_ptr->BufPtr = VirtToPhys((bit32 *)FragList[i].data) -
HalDev->offset;
/* first fragment */
if (i == 0)
{
tcb_ptr->mode |= CB_SOF_BIT;
}
tcb_ptr->mode |= (PacketSize | CB_OWNERSHIP_BIT);
tcb_ptr->OsInfo = OsSendInfo;
if (i == (FragCount - 1))
{
/* last fragment */
tcb_ptr->mode |= CB_EOF_BIT;
/* since this is the last fragment, set the TcbPool pointer before
nulling out the Next pointers */
HalDev->TcbPool[Ch][Queue] = tcb_ptr->Next;
tcb_ptr->Next = 0;
tcb_ptr->HNext = 0;
/* In the Tx Interrupt handler, we will need to know which TCB is EOP,
so we can save that information in the SOP */
head->Eop = tcb_ptr;
/* Modified by Sabrina
printk("Eop=%08x\n", head->Eop);
*/
#ifdef EFM_DEBUG
if (g_efm_proc_ctl & 1)
{
printk("Eop=%08x\n", head->Eop);
}
#endif
/* Emerald fix 10/29 */
osfuncDataCacheHitWriteback((void *)tcb_ptr, 16);
osfuncDataCacheHitWriteback((void *)((bit32u)tcb_ptr + 16), 16);
}
else
{
/* Emerald fix 10/29 */
osfuncDataCacheHitWriteback((void *)tcb_ptr, 16);
osfuncDataCacheHitWriteback((void *)((bit32u)tcb_ptr + 16), 16);
tcb_ptr = tcb_ptr->Next; /* what about the end of TCB list?? */
if (tcb_ptr == 0)
{
rc = EC_CPPI|EC_FUNC_SEND|EC_VAL_OUT_OF_TCBS;
goto ExitSend;
}
}
} /* for */
/* put it on the high priority queue */
if (HalDev->TxActQueueHead[Ch][Queue] == 0)
{
HalDev->TxActQueueHead[Ch][Queue]=head;
HalDev->TxActQueueTail[Ch][Queue]=tcb_ptr;
/*+GSG 030303*//*+GSG 030303*/
if (!HalDev->TxActive[Ch][Queue])
{
if (!WaitFlag)
{
/* write CPPI TX HDP */
(*(pTX_DMA_STATE_WORD_0( base )+( Ch *64)+( Queue ))) = VirtToPhys(head) - HalDev->offset;
HalDev->TxActive[Ch][Queue]=TRUE;
}
}
}
else
{
register volatile HAL_TCB *pTailTcb;
register bit32u tmode;
register bit32u pCurrentTcb;
HalDev->TxActQueueTail[Ch][Queue]->Next=head;
/* Emerald fix 10/29 */
pTailTcb=(HAL_TCB *)VirtToVirtNoCache(&HalDev->TxActQueueTail[Ch][Queue]->HNext);
pCurrentTcb=VirtToPhys(head) - HalDev->offset;
pTailTcb->HNext=pCurrentTcb;
HalDev->TxActQueueTail[Ch][Queue]=tcb_ptr;
/*+GSG 030303*/
tmode=pTailTcb->mode;
if (tmode&CB_EOQ_BIT)
{
tmode&=~CB_EOQ_BIT;
pTailTcb->mode=tmode;
((*(pTX_DMA_STATE_WORD_0( base )+( Ch *64)+( Queue ))) ) = pCurrentTcb;
} /*+GSG 030303*/
}
rc = EC_NO_ERRORS;
goto ExitSend;
} /* if (tcb_ptr) */
else
{
rc = EC_CPPI|EC_FUNC_SEND|EC_VAL_NO_TCBS;
goto ExitSend;
}
ExitSend:
HalDev->OsFunc->CriticalOff();
return(rc);
}
/*
* This function processes receive interrupts. It traverses the receive
* buffer queue, extracting the data and passing it to the upper layer software via
* osReceive(). It handles all error conditions and fragments without valid data by
* immediately returning the RCB's to the RCB pool.
*
* @param HalDev CPHAL module instance. (set by cphalInitModule())
* @param Ch Channel Number.
* @param MoreWork Flag that indicates that there is more work to do when set to 1.
*
* @return 0 if OK, non-zero otherwise.
*/
static int RxInt(HAL_DEVICE *HalDev, int Ch, int *MoreWork)
{
HAL_RCB *CurrentRcb, *LastRcb=0, *SopRcb, *EofRcb, *EopRcb;
bit32u RxBufStatus,PacketsServiced, RxPktLen = 0, RxSopStatus,
FrmFrags, TotalFrags, CurrDmaLen, DmaLen, FrmLen;
int base = HalDev->dev_base, Ret;
OS_FUNCTIONS *OsFunc = HalDev->OsFunc;
int RxServiceMax = HalDev->ChData[Ch].RxServiceMax;
int FragIndex; /* +GSG 030508 */
int EarlyReturn = 0; /* +GSG 030521 */
bit32u PktType, ExpDmaSize, Cells;
int PassHeader=0;
int mode;
bit32u SopOffset;
if(HalDev->NeedsCount) /* +MJH 030410 */
NeedsCheck(HalDev); /* +MJH 030410 */
/* Handle case of teardown interrupt */
if (HalDev->RxTeardownPending[Ch] != 0)
{
Ret = RxTeardownInt(HalDev, Ch);
if (Ret == 0)
{ /*+GSG 030303*/
*MoreWork = 0; /* bug fix 1/6 */ /*+GSG 030303*/
return (EC_NO_ERRORS);
} /*+GSG 030303*/
}
CurrentRcb=HalDev->RxActQueueHead[Ch];
osfuncDataCacheHitInvalidate((void*)CurrentRcb, 16);
RxBufStatus=CurrentRcb->mode;
/* I think I need to do this to ensure that i read UuCpi properly,
which is on the second cache line of the Rcb */
osfuncDataCacheHitInvalidate((void*)((bit32u)CurrentRcb+16), 16);
PacketsServiced=0;
HalDev->InRxInt[Ch]=TRUE;
while((CurrentRcb)&&((RxBufStatus&CB_OWNERSHIP_BIT)==0)&&
(PacketsServiced<RxServiceMax)) /* ~GSG 030307 */
{
PacketsServiced++; /* ~GSG 030307 */
SopRcb=CurrentRcb;
RxSopStatus=RxBufStatus;
RxPktLen = RxSopStatus&CB_SIZE_MASK;
/* Not sure what MAC needs to do for next block */
PktType=((SopRcb->UuCpi & 0x00030000) >> 16); /* GSG ~030508 */
/* Calculate the expected DMA length */
if (RxPktLen != 0)
{
Cells=RxPktLen/48;
if ((RxPktLen%48) > 40)
Cells++;
if (PktType == PKT_TYPE_AAL5) /* ~GSG 030508 */
Cells++;
ExpDmaSize=Cells*48;
}
else
{
ExpDmaSize=0;
}
SopOffset=(SopRcb->Off_BLen&CB_OFFSET_MASK)>>16;
CurrDmaLen=0;
FrmFrags=0;
TotalFrags=0;
FragIndex=0;
FrmLen=0;
EofRcb=0;
#ifdef AR7_EFM
if (!HalDev->EFM_mode)
{ // follwing for ATM mode only
#endif
/* +GSG 030508 */
if ((PktType == PKT_TYPE_OAM) || (PktType == PKT_TYPE_TRANS)) /* +GSG 030508 */
{ /* +GSG 030508 */
/* first frag is ATM Header */ /* +GSG 030508 */
PassHeader = 1; /* +GSG 030508 */
HalDev->fraglist[FragIndex].data = (void *)&SopRcb->AtmHeader; /* +GSG 030508 */
HalDev->fraglist[FragIndex].len = 4; /* +GSG 030508 */
HalDev->fraglist[FragIndex].OsInfo = SopRcb->OsInfo; /* +GSG 030701 */
FragIndex++; /* +GSG 030508 */
} /* +GSG 030508 */
/* +GSG 030508 */
#ifdef AR7_EFM
}
#endif
do
{
DmaLen=CurrentRcb->Off_BLen&CB_SIZE_MASK;
CurrDmaLen+=DmaLen;
FrmLen+=DmaLen;
TotalFrags++;
if (!EofRcb)
{
HalDev->fraglist[FragIndex].data=((char *)CurrentRcb->DatPtr); /* ~GSG 030508 */
HalDev->fraglist[FragIndex].data+=((FrmFrags==0)?SopOffset:0); /* ~GSG 030508 */
HalDev->fraglist[FragIndex].len=DmaLen; /* ~GSG 030508 */
/* GSG 12/9 */
HalDev->fraglist[FragIndex].OsInfo = CurrentRcb->OsInfo; /* ~GSG 030508 */
/* Upper layer must do the data invalidate */
FrmFrags++;
FragIndex++; /* ~GSG 030508 */
if (FrmLen>=RxPktLen)
EofRcb=CurrentRcb;
}
LastRcb=CurrentRcb;
CurrentRcb=LastRcb->Next;
if (CurrentRcb)
{
osfuncDataCacheHitInvalidate((void*)CurrentRcb,16);
/* RxBufStatus=CurrentRcb->mode; */ /*DRB~030522*/
}
}while(((LastRcb->mode&CB_EOF_BIT)==0)&&(CurrentRcb));
/* New location for interrupt acknowledge */