Design and analysis of 6T SRAM memory cells using LTspice. Analysis of noise margin, Vdd scaling and data retention voltage for design optimization.
-
Updated
Mar 26, 2024 - Python
Design and analysis of 6T SRAM memory cells using LTspice. Analysis of noise margin, Vdd scaling and data retention voltage for design optimization.
Add a description, image, and links to the sram6t topic page so that developers can more easily learn about it.
To associate your repository with the sram6t topic, visit your repo's landing page and select "manage topics."