#
plru
Here are 3 public repositories matching this topic...
A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
-
Updated
Dec 30, 2024 - SystemVerilog
Fully parametric Set Associated Cache with a Pseudo Least Recently Used replacement policy implemented in VHDL.
-
Updated
Jun 30, 2021 - VHDL
Improve this page
Add a description, image, and links to the plru topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the plru topic, visit your repo's landing page and select "manage topics."