#

asicflow

Here is 1 public repository matching this topic...

Yellowflash-070 / Oven-FSM-RTL-to-GDS-II-design-using-Qflow

RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.

open-source fsm verilog xilinx-vivado qflow rtltogds2 asicflow

Updated Aug 3, 2024
Verilog

Improve this page

Add a description, image, and links to the asicflow topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the asicflow topic, visit your repo's landing page and select "manage topics."