Digital Design Engineer with 6+Year of Experience. Presently I am doing a PhD at NUS. Skilled in Complex RTL Design, synthesis, UVM, MATLAB, OpenCV.
-
National University of Singapore
- Singapore
- https://www.linkedin.com/in/sayan-kumar-b9a25964/
Pinned Loading
-
AES_ENCODER
AES_ENCODER PublicRTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.
-
Computer_Vision_Basics
Computer_Vision_Basics PublicComputer Vision Basic Algorithms. SIFT, ORB, Frame Matching, Stitching, Basic Panorama
C++ 3
-
deep-learning-coursera
deep-learning-coursera PublicForked from Kulbear/deep-learning-coursera
Deep Learning Specialization by Andrew Ng on Coursera.
Jupyter Notebook
-
1 contribution in the last year
Day of Week | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | March Mar | April Apr | ||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More