updating to latest submodule release

slaclab · Feb 3, 2025 · ab5d45b · ab5d45b
1 parent 933472f
commit ab5d45b
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/firmware/submodules/ruckus b/firmware/submodules/ruckus
diff --git a/firmware/submodules/surf b/firmware/submodules/surf
+1 −1		.github/workflows/conda_build_lib.yml
+1 −1		.github/workflows/conda_build_proj.yml
+1 −1		.github/workflows/conda_build_win.yml
+405 −0		protocols/event-frame-sequencer/rtl/EventFrameSequencerDemux.vhd
+507 −0		protocols/event-frame-sequencer/rtl/EventFrameSequencerMux.vhd
+8 −0		protocols/event-frame-sequencer/ruckus.tcl
+365 −0		protocols/event-frame-sequencer/tb/EventFrameSequencerTb.vhd
+2 −3		protocols/ruckus.tcl
+0 −9		protocols/xvc-udp/dcp/7Series/ruckus.tcl
+0 −9		protocols/xvc-udp/dcp/UltraScale/ruckus.tcl
+1 −1		python/surf/protocols/batcher/_AxiStreamBatcherEventBuilder.py
+146 −0		python/surf/protocols/event_frame_sequencer/_EventFrameSequencerDemux.py
+152 −0		python/surf/protocols/event_frame_sequencer/_EventFrameSequencerMux.py
+2 −0		python/surf/protocols/event_frame_sequencer/__init__.py
+198 −0		tests/test_EventFrameSequencerTb.py
+1 −0		xilinx/ruckus.tcl
+0 −0		xilinx/xvc-udp/README.md
+0 −0		xilinx/xvc-udp/dcp/7Series/Impl/images/UdpDebugBridge.dcp
+0 −0		xilinx/xvc-udp/dcp/7Series/Impl/images/UdpDebugBridge_stub.v
+0 −0		xilinx/xvc-udp/dcp/7Series/Impl/images/UdpDebugBridge_stub.vhd
+0 −0		xilinx/xvc-udp/dcp/7Series/Impl/images/UdpDebugBridge_stub.vho
+5 −2		xilinx/xvc-udp/dcp/7Series/Makefile
+0 −0		xilinx/xvc-udp/dcp/7Series/Stub/images/UdpDebugBridge.dcp
+0 −0		xilinx/xvc-udp/dcp/7Series/Stub/images/UdpDebugBridge_stub.v
+0 −0		xilinx/xvc-udp/dcp/7Series/Stub/images/UdpDebugBridge_stub.vhd
+0 −0		xilinx/xvc-udp/dcp/7Series/Stub/images/UdpDebugBridge_stub.vho
+10 −0		xilinx/xvc-udp/dcp/7Series/ruckus.tcl
+0 −0		xilinx/xvc-udp/dcp/7Series/vivado/sources.tcl
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Impl/images/UdpDebugBridge.dcp
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Impl/images/UdpDebugBridge_stub.v
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Impl/images/UdpDebugBridge_stub.vhd
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Impl/images/UdpDebugBridge_stub.vho
+5 −2		xilinx/xvc-udp/dcp/UltraScale/Makefile
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Stub/images/UdpDebugBridge.dcp
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Stub/images/UdpDebugBridge_stub.v
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Stub/images/UdpDebugBridge_stub.vhd
+0 −0		xilinx/xvc-udp/dcp/UltraScale/Stub/images/UdpDebugBridge_stub.vho
+10 −0		xilinx/xvc-udp/dcp/UltraScale/ruckus.tcl
+0 −0		xilinx/xvc-udp/dcp/UltraScale/vivado/sources.tcl
+0 −0		xilinx/xvc-udp/dcp/core/UdpDebugBridgeImplWrapper.vhd
+0 −0		xilinx/xvc-udp/dcp/core/UdpDebugBridgePkg.vhd
+1 −1		xilinx/xvc-udp/dcp/core/UdpDebugBridgeStubWrapper.vhd
+100 −0		xilinx/xvc-udp/dcp/core/UdpDebugBridgeWrapper.vhd
+0 −0		xilinx/xvc-udp/jtag/rtl/AxiStreamSelector.vhd
+0 −0		xilinx/xvc-udp/jtag/rtl/AxisJtagDebugBridge.vhd
+0 −0		xilinx/xvc-udp/jtag/rtl/AxisToJtag.vhd
+0 −0		xilinx/xvc-udp/jtag/rtl/AxisToJtagCore.vhd
+0 −0		xilinx/xvc-udp/jtag/rtl/AxisToJtagPkg.vhd
+0 −0		xilinx/xvc-udp/jtag/rtl/JtagSerDesCore.vhd
+0 −0		xilinx/xvc-udp/jtag/ruckus.tcl
+0 −0		xilinx/xvc-udp/jtag/tb/AxiStreamSelectorTb.vhd
+0 −0		xilinx/xvc-udp/jtag/tb/AxisToJtagCoreTb.vhd
+0 −0		xilinx/xvc-udp/jtag/tb/AxisToJtagStubTb.vhd
+0 −0		xilinx/xvc-udp/jtag/tb/AxisToJtagTb.vhd
+0 −0		xilinx/xvc-udp/jtag/tb/JtagSerDesCoreTb.vhd
+0 −0		xilinx/xvc-udp/rtl/DmaXvcWrapper.vhd
+2 −2		xilinx/xvc-udp/rtl/UdpDebugBridgeWrapper.vhd
+17 −3		xilinx/xvc-udp/ruckus.tcl