Add support for sfence.vma instruction #23041
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Description
This pull request adds support for the sfence.vma instruction to the RISC-V plugin in Radare2 and fixes (#23021).
Changes Made:
Introduced sfence.vma instruction mnemonic, operand definition, and opcode matching in riscv.c.
Updated the opcode table (riscv_builtin_opcodes) to include sfence.vma with its corresponding opcode values and operand specifications.
Reason for Change:
The sfence.vma instruction is part of the RISC-V ISA and is used for flushing virtual memory address translations. Including support for sfence.vma enhances the completeness of the RISC-V plugin in Radare2, enabling better analysis and disassembly capabilities for binaries that utilize this instruction.
Testing:
Manually tested the functionality by disassembling binaries containing sfence.vma instructions.
Verified proper decoding and disassembly output alignment with RISC-V specifications.
Before:
After:
Additional Notes:
This change ensures compatibility with the latest RISC-V ISA extensions and improves the utility of Radare2 for analyzing modern RISC-V binaries.