-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathMakefile
74 lines (58 loc) · 2.13 KB
/
Makefile
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
#
# 'make depend' uses makedepend to automatically generate dependencies
# (dependencies are added to end of Makefile)
# 'make' build executable file 'mycc'
# 'make clean' removes all .o and executable files
#
TARGET=i386-pc-posnk
# define the C compiler to use
CC = @echo " [ CC ] " $< ; $(TARGET)-gcc
LD = @echo " [ LD ] " $@ ; $(TARGET)-gcc
AR = @echo " [ AR ] " $@ ; $(TARGET)-ar
RL = @echo " [RANLIB] " $@ ; $(TARGET)-ranlib
# define the program name and path
PROGNAME=libbmp.a
PROGPATH=/usr/lib/libbmp.a
# define any compile-time flags
CFLAGS = -Wall -g
# define any directories containing header files other than /usr/include
#
INCLUDES = -Iinclude
# define library paths in addition to /usr/lib
# if I wanted to include libraries not in /usr/lib I'd specify
# their path using -Lpath, something like:
LFLAGS =
ARFLAGS = rcs
# define any libraries to link into executable:
# if I want to link in libraries (libx.so or libx.a) I use the -llibname
# option, something like (this will link in libmylib.so and libm.so:
LIBS =
# define the C source files
OBJS = $(BUILDDIR)bitmap.o
# define the C object files
#
# This uses Suffix Replacement within a macro:
# $(name:string1=string2)
# For each word in 'name' replace 'string1' with 'string2'
# Below we are replacing the suffix .c of all words in the macro SRCS
# with the .o suffix
#
all: $(BUILDDIR)$(PROGNAME)
$(BUILDDIR)$(PROGNAME): $(OBJS)
$(AR) $(ARFLAGS) $(BUILDDIR)$(PROGNAME) $(OBJS)
$(RL) $(BUILDDIR)$(PROGNAME)
install: $(BUILDDIR)$(PROGNAME)
cp $(BUILDDIR)$(PROGNAME) $(DESTDIR)$(PROGPATH)
cp -r include/* $(DESTDIR)/usr/include/
.PHONY: depend clean
# this is a suffix replacement rule for building .o's from .c's
# it uses automatic variables $<: the name of the prerequisite of
# the rule(a .c file) and $@: the name of the target of the rule (a .o file)
# (see the gnu make manual section about automatic variables)
$(BUILDDIR)%.o: %.c
$(CC) $(CFLAGS) $(INCLUDES) -c $< -o $@
clean:
$(RM) $(BUILDDIR)*.o $(BUILDDIR)*~ $(BUILDDIR)$(PROGNAME)
depend: $(SRCS)
makedepend $(INCLUDES) $^
# DO NOT DELETE THIS LINE -- make depend needs it