-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy path.gitignore
65 lines (65 loc) · 1.74 KB
/
.gitignore
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
*.swp
.*.swp
*.swo
.*.swo
CPLD/build/VideoInterface.csv
CPLD/build/VideoInterface.qsf.bak
CPLD/build/db/
CPLD/build/incremental_db/
CPLD/build/old/
CPLD/build/output_files/
CPLD/build/simulation/
FPGA/build/.qsys_edit/
FPGA/build/Clock_50to100.cnx
FPGA/build/Clock_50to100.cnxerr
FPGA/build/PLLJ_PLLSPE_INFO.txt
FPGA/build/VideoController.out.sdc
FPGA/build/VideoController.srf
FPGA/build/VideoController_assignment_defaults.qdf
FPGA/build/db/
FPGA/build/incremental_db/
FPGA/build/old/
FPGA/build/output_files/
FPGA/build/simulation/
FPGA/build/test.bsf
FPGA/build/test.cmp
FPGA/build/test.html
FPGA/build/test.qsys
FPGA/build/test.sopcinfo
FPGA/build/test/
FPGA/build/test_generation.rpt
FPGA/build/test_generation_1.rpt
FPGA/devices/
FPGA/functions.vhd
schematics/MZ80-80CLR/
FPGA/build/VideoController.qws
docker/QuartusPrime/Dockerfile.13.0.1.old
docker/QuartusPrime/Quartus-web-13.0.1.232-linux.tar
docker/QuartusPrime/files/13.0/
docker/QuartusPrime/files/13.1/
docker/QuartusPrime/files/17.1/
docker/QuartusPrime/local/
docker/QuartusPrime/quartus_docker.sh
pin2lib.py
schematics/MZ80_80CLR_v2.0a.pdf
CPLD/VideoInterface.vhd.orig
CPLD/VideoInterface_Toplevel.vhd.orig
CPLD/VideoInterface_pkg.vhd.orig
CPLD/build/VideoInterface.out.sdc
CPLD/build/VideoInterface.qsf.orig
CPLD/build/VideoInterface_constraints.sdc.orig
FPGA/VideoController.vhd.inpro
FPGA/VideoController.vhd.orig
FPGA/VideoController_Toplevel.vhd.orig
FPGA/VideoController_pkg.vhd.orig
FPGA/build/VideoController-Unconstrained Paths.rpt
FPGA/build/VideoController.qsf.orig
FPGA/build/VideoController_constraints.sdc.orig
FPGA/build/abc.qip
FPGA/build/greybox_tmp/
video_22082020.tar.gz
CPLD/VideoInterface.vhd.16mhz
CPLD/VideoInterface_Toplevel.vhd.16mhz
FPGA/build/core
FPGA/vidsav
CPLD/build/VideoInterface.qws