HDL 的现代代码编辑体验——配置 VS Code 的 Verilog 开发环境 #23
giscus[bot]
bot
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
{{ message }}
giscus[bot]
bot
-
HDL 的现代代码编辑体验——配置 VS Code 的 Verilog 开发环境
Code for Good.
https://blog.fkynjyq.com/write-verilog-with-vscode
Beta Was this translation helpful? Give feedback.
All reactions