Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix NaxRISCV Bare Metal Demo and small fix for demo.py make routine #2170

Closed
wants to merge 4 commits into from
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 1 addition & 2 deletions litex/soc/cores/cpu/naxriscv/crt0.S
Original file line number Diff line number Diff line change
Expand Up @@ -124,8 +124,7 @@ bss_loop:
bss_done:

call plic_init // initialize external interrupt controller
li t0, 0x800 // external interrupt sources only (using LiteX timer);
// NOTE: must still enable mstatus.MIE!
li t0, 0x808 // external interrupt sources (using LiteX timer) and enable mstatus.MIE.
csrw mie,t0

call main
Expand Down
2 changes: 1 addition & 1 deletion litex/soc/software/demo/demo.py
Original file line number Diff line number Diff line change
Expand Up @@ -31,7 +31,7 @@ def main():

# Compile demo
build_path = args.build_path if os.path.isabs(args.build_path) else os.path.join("..", args.build_path)
os.system(f"export BUILD_DIR={build_path} && {'export WITH_CXX=1 &&' if args.with_cxx else ''} cd demo && make")
os.system(f"export BUILD_DIR={build_path} && {'export WITH_CXX=1 &&' if args.with_cxx else ''} cd demo && make clean && make") # Clean demo before make to handle case when switching to a different CPU.

# Copy demo.bin
os.system("cp demo/demo.bin ./")
Expand Down