Skip to content
ci

litex_sim: add inter-module messaging, external simulation control and controllable GPIO #2748

Sign in to view logs

litex_sim: add inter-module messaging, external simulation control and controllable GPIO

litex_sim: add inter-module messaging, external simulation control and controllable GPIO #2748

Triggered via pull request January 11, 2024 22:04
@lschuermannlschuermann
synchronize #1104
lschuermann:dev/litex-sim-ctrl
Status Failure
Total duration 47s
Artifacts –

ci.yml

on: pull_request
build
37s
build
Fit to window
Zoom out
Zoom in

Annotations

1 error
build
Process completed with exit code 100.