ad7616: Updated FPGA part number #134
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
- Using the 7-series Xilinx FPGA part, since the original Ultrascale+ part has different properties and requirements for the MMCM clock generation and the AD7616 project implementation is only available for Zedboard Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
StancaPop
approved these changes
Nov 13, 2024
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Using the 7-series Xilinx FPGA part, since the original Ultrascale+ part has different properties and requirements for the MMCM clock generation and the AD7616 project implementation is only available for Zedboard.
This fix is proposed since the latest update on the HDL for adding the FPGA_TECHNOLOGY for VCU boards affects the axi_clk_gen IP used in this project. Other projects are unaffected by this change.