RISC V based single cycle processor in verilog Made mostly using combinational logic The following instructtions are implemented add sub xor or and sll srl sra slt sltu lw sw