We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
在make FPGA工程时会报找不到build/SimTop.v的错误,手动修改了Makefile文件,将其原本生成的build/rtl/Top.sv改为需要的SimTop.v文件后能够通过Makefile,但是在生成代码后使用Vivado的tcl脚本建立FPGA项目失败,查看tcl脚本发现其需求DifftestRunaheadEvent.v和DifftestRunaheadRedirectEvent.v文件,但我在编译后没有得到这些文件,是编译时哪里需要额外的设置吗?
The text was updated successfully, but these errors were encountered:
Successfully merging a pull request may close this issue.
在make FPGA工程时会报找不到build/SimTop.v的错误,手动修改了Makefile文件,将其原本生成的build/rtl/Top.sv改为需要的SimTop.v文件后能够通过Makefile,但是在生成代码后使用Vivado的tcl脚本建立FPGA项目失败,查看tcl脚本发现其需求DifftestRunaheadEvent.v和DifftestRunaheadRedirectEvent.v文件,但我在编译后没有得到这些文件,是编译时哪里需要额外的设置吗?
The text was updated successfully, but these errors were encountered: