Skip to content

Module Duplication during Compilation #670

Discussion options

You must be logged in to vote

Yes, currently one per instance. I previously had a cache to avoid creating new instance bodies when parameters and interface ports were the same but removed it when I put in a change to allow hierarchical references anywhere in parameter expressions (which is not legal SystemVerilog but I got a bunch of requests for it anyway since apparently the commercial tools mostly allow it). I still plan to go back and re-add the cache but it's somewhat complicated now to figure out when it's safe to cache an instance.

Replies: 1 comment 3 replies

Comment options

You must be logged in to vote
3 replies
@fabianschuiki
Comment options

@MikePopoloski
Comment options

@fabianschuiki
Comment options

Answer selected by fabianschuiki
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Q&A
Labels
None yet
2 participants