Automated RISC V rv32i test environment Project includes ✅ verilog model ✅ python model ✅ script to automate modelsim simulator ✅ logging and storing test results