Skip to content

Commit

Permalink
Add final data for lab5
Browse files Browse the repository at this point in the history
  • Loading branch information
@AKarbas
AKarbas committed Jun 12, 2023
1 parent 25b3221 commit 90e9842
Show file tree
Hide file tree
Showing 741 changed files with 2,476,322 additions and 54,957 deletions.
681 changes: 681 additions & 0 deletions labs/LAB5/aggregate.csv
View file

Large diffs are not rendered by default.

1,080 changes: 1,080 additions & 0 deletions labs/LAB5/run.err
View file

Large diffs are not rendered by default.

0 labs/LAB5/runs/deepsjeng-sms0/run.err → labs/LAB5/run.out
View file
File renamed without changes.
6 changes: 4 additions & 2 deletions labs/LAB5/run_all.sh
View file
Original file line number Diff line number Diff line change
Expand Up @@ -6,8 +6,10 @@ set -eEuo pipefail

ALL_TRACE_NAMES=$(find "${ALL_TRACES_DIR}" -type d -iname "*.dir" | grep drmemtrace. | awk -F . '{print $2}')
ALL_RUN_CONFIGS=$(cat <<-END
0
1
default --pref_sms_pht_size=2048 --pref_sms_on=0
none --pref_sms_pht_size=2048 --pref_ghb_on=0 --pref_stream_on=0 --pref_stride_on=0 --pref_stridepc_on=0 --pref_phase_on=0 --pref_2dc_on=0 --pref_markov_on=0 --pref_sms_on=0
ghb --pref_sms_pht_size=2048 --pref_ghb_on=1 --pref_stream_on=0 --pref_stride_on=0 --pref_stridepc_on=0 --pref_phase_on=0 --pref_2dc_on=0 --pref_markov_on=0 --pref_sms_on=0
sms --pref_sms_pht_size=2048 --pref_ghb_on=0 --pref_stream_on=0 --pref_stride_on=0 --pref_stridepc_on=0 --pref_phase_on=0 --pref_2dc_on=0 --pref_markov_on=0 --pref_sms_on=1
END
)

Expand Down
24 changes: 23 additions & 1 deletion labs/LAB5/run_post_procs.sh
View file
Original file line number Diff line number Diff line change
@@ -1,4 +1,26 @@
#!/bin/bash
set -eEuxo pipefail

for x in runs/*; do ./post_process.py ${x} dcache_miss dcache_miss_compulsory dcache_miss_capacity dcache_miss_conflict l1_hit l1_miss ipc; done
for x in runs/*;
do
./post_process.py ${x} \
dcache_miss \
dcache_miss \
dcache_miss_capacity \
dcache_miss_compulsory \
dcache_miss_conflict \
ipc \
l1_hit \
l1_miss \
pref_sms_window_1 \
pref_sms_window_1 \
pref_sms_window_16 \
pref_sms_window_2 \
pref_sms_window_24 \
pref_sms_window_32 \
pref_sms_window_4 \
pref_sms_window_64 \
pref_sms_window_8 \
pref_sms_window_wtf \
pref_unused_evict
done
0 labs/LAB5/runs/deepsjeng-sms0/PARAMS.in → labs/LAB5/runs/deepsjeng-default/PARAMS.in
View file
File renamed without changes.
7 changes: 4 additions & 3 deletions labs/LAB5/runs/deepsjeng-sms0/PARAMS.out → labs/LAB5/runs/deepsjeng-default/PARAMS.out
View file
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
--mode full
--model cmp
--frontend memtrace
--inst_limit 100000000
--inst_limit 10000000
--sim_limit none
--dump_params 1
--dump_stats 1
Expand Down Expand Up @@ -134,6 +134,7 @@
--pref_timely_thresh 0.01
--pref_polpf_thresh 0.005
--pref_sms_on 0
--pref_sms_pht_size 2048
1 1 1 1 1 1 1

--- Cut out everything below to use this file as PARAMS.in ---
Expand All @@ -143,7 +144,7 @@ Parameter status at compile time and values supplied on the command line:
SIM_MODE 0 full
SIM_MODEL 0 cmp
FRONTEND FE_PIN_EXEC_DRIVEN memtrace
INST_LIMIT NULL 100000000
INST_LIMIT NULL 10000000
SIM_LIMIT "none" none
FORWARD_PROGRESS_LIMIT 100000000
FORWARD_PROGRESS_INTERVAL 10000
Expand Down Expand Up @@ -903,6 +904,6 @@ PREF_MARKOV_SEND_THRESHOLD 0
PREF_SMS_ON FALSE 0
PREF_SMS_AT_SIZE 64
PREF_SMS_FT_SIZE 64
PREF_SMS_PHT_SIZE 16384
PREF_SMS_PHT_SIZE 16384 2048
PREF_SMS_PRF_SIZE 1024
PREF_SMS_REGION_SIZE 2048
80 changes: 40 additions & 40 deletions labs/LAB5/runs/deepsjeng-sms1/bp.stat.0.out → ...LAB5/runs/deepsjeng-default/bp.stat.0.out
View file
Original file line number Diff line number Diff line change
Expand Up @@ -2,39 +2,39 @@
####################################################################################################
Core 0
####################################################################################################
Cumulative: Cycles: 50809793 Instructions: 100000000 IPC: 1.96812
Cumulative: Cycles: 5284838 Instructions: 10000003 IPC: 1.89221

BTB_ON_PATH_MISS 50498 0.349% 50498 0.349%
BTB_ON_PATH_HIT 14409909 99.651% 14409909 99.651%
14460407 100.000% 14460407 100.000%
BTB_ON_PATH_MISS 6717 0.461% 6717 0.461%
BTB_ON_PATH_HIT 1449718 99.539% 1449718 99.539%
1456435 100.000% 1456435 100.000%
1.00 0.99 1.00 0.99

BTB_OFF_PATH_MISS 0 -nan% 0 -nan%
BTB_OFF_PATH_HIT 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

BTB_ON_PATH_WRITE 50498 100.000% 50498 100.000%
BTB_ON_PATH_WRITE 6717 100.000% 6717 100.000%
BTB_OFF_PATH_WRITE 0 0.000% 0 0.000%
50498 100.000% 50498 100.000%
6717 100.000% 6717 100.000%
0.00 0.00 0.00 0.00

BP_ON_PATH_CORRECT 13251800 91.642% 13251800 91.642%
BP_ON_PATH_MISPREDICT 350831 2.426% 350831 2.426%
BP_ON_PATH_MISFETCH 857776 5.932% 857776 5.932%
14460407 100.000% 14460407 100.000%
0.14 0.47 0.14 0.47
BP_ON_PATH_CORRECT 1325312 90.997% 1325312 90.997%
BP_ON_PATH_MISPREDICT 40133 2.756% 40133 2.756%
BP_ON_PATH_MISFETCH 90990 6.247% 90990 6.247%
1456435 100.000% 1456435 100.000%
0.15 0.48 0.15 0.48

BP_OFF_PATH_CORRECT 0 -nan% 0 -nan%
BP_OFF_PATH_MISPREDICT 0 -nan% 0 -nan%
BP_OFF_PATH_MISFETCH 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

LATE_BP_ON_PATH_CORRECT 14460407 100.000% 14460407 100.000%
LATE_BP_ON_PATH_CORRECT 1456435 100.000% 1456435 100.000%
LATE_BP_ON_PATH_MISPREDICT 0 0.000% 0 0.000%
LATE_BP_ON_PATH_MISFETCH 0 0.000% 0 0.000%
14460407 100.000% 14460407 100.000%
1456435 100.000% 1456435 100.000%
0.00 0.00 0.00 0.00

LATE_BP_OFF_PATH_CORRECT 0 -nan% 0 -nan%
Expand All @@ -58,9 +58,9 @@ BP_ON_PATH_CONF_SPEC_BOT 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

CRS_MISS_ON_PATH 41724 2.069% 41724 2.069%
CRS_HIT_ON_PATH 1975105 97.931% 1975105 97.931%
2016829 100.000% 2016829 100.000%
CRS_MISS_ON_PATH 3792 1.909% 3792 1.909%
CRS_HIT_ON_PATH 194882 98.091% 194882 98.091%
198674 100.000% 198674 100.000%
0.98 0.97 0.98 0.97

CRS_MISS_OFF_PATH 0 -nan% 0 -nan%
Expand All @@ -70,19 +70,19 @@ CRS_HIT_OFF_PATH 0 -nan%

CRS_CLOBBER 0 0

TARG_ON_PATH_MISS 2362 29.956% 2362 29.956%
TARG_ON_PATH_HIT 5523 70.044% 5523 70.044%
7885 100.000% 7885 100.000%
0.70 0.64 0.70 0.64
TARG_ON_PATH_MISS 265 49.440% 265 49.440%
TARG_ON_PATH_HIT 271 50.560% 271 50.560%
536 100.000% 536 100.000%
0.51 0.50 0.51 0.50

TARG_OFF_PATH_MISS 0 -nan% 0 -nan%
TARG_OFF_PATH_HIT 0 -nan% 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

TARG_ON_PATH_WRITE 7885 100.000% 7885 100.000%
TARG_ON_PATH_WRITE 536 100.000% 536 100.000%
TARG_OFF_PATH_WRITE 0 0.000% 0 0.000%
7885 100.000% 7885 100.000%
536 100.000% 536 100.000%
0.00 0.00 0.00 0.00

TARG_HYBRID_CORRECT_TAGLESS 0 -nan% 0 -nan%
Expand All @@ -99,14 +99,14 @@ TARG_VP_INDIRECT_CORRECT 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

CBR_ON_PATH_CORRECT 9066824 96.275% 9066824 96.275%
CBR_ON_PATH_MISPREDICT 350831 3.725% 350831 3.725%
9417655 100.000% 9417655 100.000%
0.04 0.19 0.04 0.19
CBR_ON_PATH_CORRECT 915380 95.800% 915380 95.800%
CBR_ON_PATH_MISPREDICT 40133 4.200% 40133 4.200%
955513 100.000% 955513 100.000%
0.04 0.20 0.04 0.20

CBR_ON_PATH_CORRECT_PER1000INST 9066824 90.6682 9066824 90.6682
CBR_ON_PATH_CORRECT_PER1000INST 915380 91.5380 915380 91.5380

CBR_ON_PATH_MISPREDICT_PER1000INST 350831 3.5083 350831 3.5083
CBR_ON_PATH_MISPREDICT_PER1000INST 40133 4.0133 40133 4.0133

CBR_OFF_PATH_CORRECT 0 -nan% 0 -nan%
CBR_OFF_PATH_MISPREDICT 0 -nan% 0 -nan%
Expand Down Expand Up @@ -157,7 +157,7 @@ TARG_NOT_CORRECTED 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

BP_MISP_PENALTY 10101622 10101622
BP_MISP_PENALTY 1062809 1062809

BP_ON_PATH_CONF_MISPRED 0 -nan% 0 -nan%
BP_ON_PATH_CONF_CORRECT 0 -nan% 0 -nan%
Expand Down Expand Up @@ -729,24 +729,24 @@ FRAGHIST_BIN_32 0 -nan%
0 -nan% 0 -nan%
-nan -nan -nan -nan

CF_BR_USED_TARGET_CORRECT 1001317 10.862% 1001317 10.862%
CF_BR_USED_TARGET_CORRECT 103033 11.081% 103033 11.081%
CF_BR_USED_TARGET_INCORRECT 0 0.000% 0 0.000%
CF_CBR_USED_TARGET_CORRECT 3218917 34.916% 3218917 34.916%
CF_CBR_USED_TARGET_INCORRECT 957268 10.384% 957268 10.384%
CF_CALL_USED_TARGET_CORRECT 2016721 21.876% 2016721 21.876%
CF_CBR_USED_TARGET_CORRECT 326466 35.110% 326466 35.110%
CF_CBR_USED_TARGET_INCORRECT 102453 11.018% 102453 11.018%
CF_CALL_USED_TARGET_CORRECT 198679 21.367% 198679 21.367%
CF_CALL_USED_TARGET_INCORRECT 0 0.000% 0 0.000%
CF_IBR_USED_TARGET_CORRECT 5778 0.063% 5778 0.063%
CF_IBR_USED_TARGET_INCORRECT 1985 0.022% 1985 0.022%
CF_ICALL_USED_TARGET_CORRECT 122 0.001% 122 0.001%
CF_IBR_USED_TARGET_CORRECT 311 0.033% 311 0.033%
CF_IBR_USED_TARGET_INCORRECT 225 0.024% 225 0.024%
CF_ICALL_USED_TARGET_CORRECT 0 0.000% 0 0.000%
CF_ICALL_USED_TARGET_INCORRECT 0 0.000% 0 0.000%
CF_ICO_USED_TARGET_CORRECT 0 0.000% 0 0.000%
CF_ICO_USED_TARGET_INCORRECT 0 0.000% 0 0.000%
CF_RET_USED_TARGET_CORRECT 1975105 21.424% 1975105 21.424%
CF_RET_USED_TARGET_INCORRECT 41724 0.453% 41724 0.453%
CF_RET_USED_TARGET_CORRECT 194882 20.959% 194882 20.959%
CF_RET_USED_TARGET_INCORRECT 3792 0.408% 3792 0.408%
CF_DEFAULT_USED_TARGET_CORRECT 0 0.000% 0 0.000%
CF_DEFAULT_USED_TARGET_INCORRECT 0 0.000% 0 0.000%
9218937 100.000% 9218937 100.000%
4.52 3.85 4.52 3.85
929841 100.000% 929841 100.000%
4.46 3.82 4.46 3.82



Loading

0 comments on commit 90e9842

Please sign in to comment.